

PLL Synchronization and Retiming at 1 / 5 Data Rate using Multiphase VCO and D-Type PFD

Figure **¥**2


$Q_1$	$Q_2$	$Q_3$	$Q_4$	Q <sub>5</sub>	SynchState	RetimeState
X	0	0	1	1	1	4
1	X`	0	0	ĩ	2 `	5
1	1	Х	0	0	3	1
0	1	1	Х	0	4	2
0	0	1	1	X	5	3

TABLE 1: Synchronization and Retiming State Identification Fig. 3

SynchState	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Clock Late wrt Data
1	0	0	0	1	1	1
1	1	0	0	1	1	0
2	1	(0)	0	0	1	1
2	1	1	0	0	1	0
3	1	1	0	0	0	1
3	1	1	1	0	0	0
4	0	1	1	(0)	0	1
4	0	1	1	1	0	0
5	0	0	1	1	0	1
5	0	0	1	1	1	0


TABLE 2: Determination of Timing Correction

F,g,4



May 2, 2000


D Boerstler



Clock Lags Data Figure 36

May 2, 2000

D Boerstler



Clock Leads Data

Figure 4/ >




Figure  $\beta$ : Multiphase-PLL-using D-type-Phase Detector  $\beta$ 







Figure &:-Multiphase Phase Detector-D-Type










Figure 10: Retime-Latch




Figure 10. Multiphase PLL using Self-Correcting-PD->






Figure 1/: Multiphase PD-with-Retime-











Figure 14:-PFD2






Retime State 1 Timing
Clock and Data Aligned
Figure 2 20

May 2, 2000




Retime State 2 Timing Clock and Data-Aligned


Figure 32/




Retime State 3 Timing
Clock and Data Aligned
Figure 422




Retime State 4 Timing Clock and Data Aligned Figure 5-23



Retime State 5 Timing
Clock and Data Aligned
Figure 6 24




Clock and Data Aligned
Figure \$\mathcal{J} 2 5



Retime State 1 Timing
Clock Lags Data
Figure 8 26





2 - 3 0

Retime State 2 Timing Clock Leads Data

Figure 927